

UNITED STATES PATENT AND TRADEMARK OFFICE


In re Application of: : By the Examiner:
Payman Zarkesh-Ha, et al. :
Serial No.: :
Filed: January 26, 2004 : Group Art Unit:

Title: FIELD PROGRAMMABLE PLATFORM ARRAY

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

CERTIFICATION UNDER 37 C.F.R. §1.10

I hereby certify that this Original Application Transmittal and the documents referred to as enclosed therein are being deposited with the United States Postal Service on this date, January 26, 2004 in an envelope as "Express Mail Post Office to Addressee", Mailing Label N° EV 380 206 401 US, with sufficient postage, addressed to: MS Patent Application, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.


Penny L. Fliht

DATED: January 26, 2004

Dear Sir:

INFORMATION DISCLOSURE STATEMENT

Applicant submits herewith patents, publications or other information of which he is aware, which he believes may be material to the patentability of this application and in respect of which there may be a duty to disclose in accordance with 37 CFR 1.56.

While this Information Disclosure Statement may be "material" pursuant to 37 CFR 1.56, it is not intended to constitute an admission that any patent, publication or other information referred to herein is "prior art" for this invention unless specifically designated as such.

In accordance with 37 CFR 1.97(g) the filing of this Information Disclosure Statement shall not be construed to mean that a search has been made or that no other material information as defined in 37 CFR 1.56(a) exists.

The attached form, PTO-1449, provides a listing of patents, publications, or other information as required by 37 CFR 1.98(a)(1).

A copy of each of these items on PTO-1449 is supplied herewith.

Please direct all correspondence and telephone calls to:


CUSTOMER NO. 24319

LEO PETERS
LEGAL DEPARTMENT - IP
LSI LOGIC CORPORATION
M/S D-106
1621 BARBER LANE
MILPITAS, CA 95035

DATED: January 26, 2004.

Respectfully submitted,
Payman Zarkesh-Ha, et al.,
LSI Logic Corporation,

By


Peng Zhu
Reg. N° 48,063

SUITER • WEST PC LLO
14301 FNB PARKWAY, SUITE 220
OMAHA NE 68154-5299
(402) 496-0300 (TELEPHONE)
(402) 496-0333 (TELECOPIER)

**LIST OF PATENTS AND PUBLICATIONS FOR
APPLICANT'S INFORMATION DISCLOSURE
STATEMENT**

Applicant:

Payman Zarkesh-Ha, et al.

Filing Date:

January 26, 2004

Group:

Atty. Docket No.: 02-5938

Reference Designation

U.S. PATENT DOCUMENTS

Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date if Appropriate
___ AAA						
___ ABA						
___ ACA						
___ ADA						
___ AEA						
___ AFA						
___ AGA						
___ AHA						
___ AIA						
___ AJA						

FOREIGN PATENT DOCUMENTS

Examiner Initial	Document Number	Date	Country	Class	Subclass	Translation Yes No
___ AKA						
___ ALA						
___ AMA						
___ ANA						
___ AOA						

OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)

Examiner

Initial

___ APA "Route Packets, Not Wires: On-Chip Interconnection Networks", by William J. Dally, et al.; Computer Systems Laboratory, Stanford University, Stanford, CA 94305; {billd,btowles}@cva.stanford.edu; 41.4; pages 684-689.

___ AQA

Examiner:

Date Considered:

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.